

TRANSMISSION SYSTEM WITH SPATIAL, TEMPORAL, AND
FREQUENTIAL DIVERSITY

The present invention relates to digital signal terrestrial transmission systems conforming to the MPEG2-TS and DVB-T standards.

Transmission systems of the above type are
5 implemented to overcome some drawbacks arising from Gaussian noise, multiple propagation paths between the transmitter and receiver, interference between adjacent channels, etc... .

However, these systems fail to offer good
10 transmission performance for transmitters and receivers which are mobile or located in poor propagation environments.

An object of the present invention is thus to provide a digital signal terrestrial transmission
15 system that allows transmission between mobile transmitters and/or receivers. This system is more particularly suited to digital signals conforming to the MPEG2-TS standard and conveying information for synchronization according to the TS 101 191 standard.

To this end, the invention relates to a system
20 implementing a spatial and/or frequential and/or temporal diversity in which there are provided, at the receiving end of the digital signals, means for selecting error-free digital signals or, failing that,
25 digital signals which correspond to a transmission having the lowest error rate.

More particularly, the invention relates to a system for the terrestrial transmission of digital signals in accordance with the MPEG2-TS and DVB-T
30 standard and carrying information for synchronization in accordance with the TS 101 191 standard, characterized in that it comprises at least:

09737381-121400

- N transmitters or transmission channels operating respectively at N different frequencies F1 to FN, each transmitter receiving a same digital signal to send in the form of packets in accordance with the MPEG2-TS standard,

- N receivers or receiving channels operating respectively at N frequencies F1 to FN, each receiver supplying a succession of packets in accordance with the MPEG2-TS standard,

- N error detection devices for detecting errors in the packets supplied by each receiver,

- N synchronization devices for synchronizing the packets supplied by each receiver, and

- a device for selecting one packet among the N available packets that does not contain an error or, failing that, a packet that corresponds to the lowest error rate.

The N transmission antennas can be located at geographically spaced apart locations, and likewise for the P receiving antennas, so introducing a spatial diversity.

To introduce a temporal diversity, each transmission channel comprises a device for time shifting the packets of one channel relative to another, and each receiving channel comprises a synchronization device for the temporal repositioning of the packets received on each channel.

The time shifting and repositioning of the packets are obtained e.g. by means of FIFO type buffer memories. At the transmission end, the buffer memories serve to produce a calibrated delay and, at the receiving end, they serve to align the start of the megaframes of each receiving channel irrespective of the delay introduced by the temporal diversity at the transmission end.

004737381 121400

In order to identify the start of a megaframe, the system can set to logic level 1 a ninth bit of the first octet (byte) of the first packet of the megaframe.

5 For the selection among the packets available at the output of the buffer memories, the invention can set to logic level 1 a ninth bit of the last octet (byte) of the packet preceding any error-containing packet so that this error-containing packet is not
10 selected for reading.

In the event that the available packets at a same instant all contain an error, the invention provides means for selecting the packet corresponding to the receiving channel having the lowest error rate.

15 Other characteristics and advantages of the present invention shall become apparent upon reading the following description of an embodiment with reference to the appended drawings in which:

- figure 1 is a block diagram of a digital signal
20 terrestrial transmission system in accordance with the invention;

- figure 2 is a block diagram illustrating the mechanism for selecting digital signals upon reception as a function of the measured error rate, and

25 - figure 3 is a diagram showing a series of three megaframes each comprising an MIP packet.

The invention shall be described for the particular case in which a spatial diversity is limited to $N=2$ frequencies, $F1$ and $F2$, a temporal diversity
30 limited to $N=2$ delay values $T1$, $T2$, and a spatial diversity of $N=2$ transmission antennas and $P=3$ receiving antennas.

The digital signals 10 to be transmitted by a terrestrial transmission network are compliant to the

0973381.121400

MPEG2-TS standard and comprise synchronization information in accordance with the TS 101 191 standard.

According to the invention, these signals are applied simultaneously to two transmission channels 12 and 14. Each transmission device 12 (or 14) comprises a delay circuit 12D (or 14D) introducing a delay T1 (or T2), a COFDM (coded orthogonal frequency division multiplex) modulator 12M (or 14M), a frequency changing and amplification circuit 12C (or 14C) whose central frequency is F1 (or F2) and a transmitting antenna 12A (or 14A) radiating to the network's receiving antennas. Antennas 12A and 14A can be located at geographically different locations to create a first spatial diversity.

The P=3 receiving antennas S1, S2 and S3 receive signals from each of the antennas 14A and 14B, and the detected signals are combined in a combining circuit 16. The combined signals are applied to a separator circuit 18 which distributes the signals to the receiving devices 22 and 24.

Each receiving device 22 (or 24) comprises a receiver 22R (or 24R) for receiving COFDM type signals, which produces digital signals at its output, an error detection circuit 22E (or 24E) and a synchronization circuit 22S (or 24S).

The digital signals at the output of the synchronization circuits 22S or 24S are mutually synchronized, i.e. the delays T1 and T2 and any other shift are brought to zero, and are applied to a selection circuit 20 which selects the digital signals coming from the receiving channel having no errors or, failing that, the receiving channel having the lowest error rate. This error rate of each channel is measured by the receiver 22R (or 24R). The output of the selection circuit 20 supplies the digital signals

0047381.121400

26 according to the MPEG2-TS standard, which corresponds to the digital signals 10 at the input of the transmission channels.

5 The delays T1 and T2 are introduced in the digital signals compliant to the MPEG2-TS standard using e.g. one buffer memory per transmission channel. Each buffer memory has e.g. a capacity to contain M packets according to the MPEG2-TS standard, each packet containing 188 to 204 octets (bytes).

10 Generally speaking, for the case of N transmission channels, there are N delays T1, ..., Ti, ..., TN, where Ti is the delay of the channel having rank i.

Each memory operates in the FIFO (first in, first out) mode, according to which the first packet recorded
15 shall be the first to be read, with a time delay T1 (or T2). Time delay T1 can be zero, i.e. no buffer memory is used, while time delay T2 should at least be equal to the time period of 25 packets. If a third transmission channel were used, the delay T3 should
20 then be at least equal to 50 packets relative to the first channel, and to 25 packets relative to the second channel.

This delay value of 25 packets between two consecutive transmission channels is obtained by taking
25 into account the maximum depth of interleaving produced in the case of a system operating in the so-called (8K, 64 QAM) mode of the MPEG2-TS standard.

For different modes, the delay between two transmission channels can be less than 25 packets.

30 At the receiving end, the digital signals which are time shifted owing to the delays T1, T2 and all the other time delays must be resynchronized to enable the selection of the error free digital signals in one receiving channel or the other or, failing that, the

09737381.121400

signals of the receiving channel having the lowest error rate.

This synchronization is obtained using a buffer memory in each receiving device, the buffer memory
5 operating in the FIFO mode.

This synchronization uses to advantage the characteristics of the TS 101 191 standard which defines the composition of a frame, known as a megaframe, comprising n packets, where n depends on the
10 mode used, for example the 64QAM or 16QAM mode. The megaframe contains a megaframe initialization packet (MIP).

This MIP packet contains a certain number of items of information, including a 16-bit "pointer" which
15 indicates the number of packets between the MIP packet and the start of the next megaframe (figure 3).

Each packet also contains a transport error indicator which, when in logic state 1, indicates the presence of at least one non-corrected bit error.
20 These two items of information, i.e. from the pointer and the transport error indicator, are used to advantage in implementing the invention.

As shown in figure 2, the MPEG2-TS packets on each receiving channel are applied to the corresponding
25 error detection circuit 22E or 24E. This circuit analyzes the error indicator of each packet and its function is to set to 1 a ninth bit D9 for the last octet of all packets that precede an error-containing packet. By virtue of this forward shift of that error
30 information, the ninth bit D9 of the last octet of a packet can be analyzed to determine whether or not there is an error in the following packet.

In order to produce such a shift, the circuit 22E or 24E comprises registers for storing several
35 consecutive octets.

09737381.121400

Note that the ninth bit of octets other than the last octet of a packet are not taken into account and can thus take on any value, 0 or 1, except as concerns the first octet of the first packet of a megaframe, as explained above.

The packets supplied by circuits 22E and 24E are each applied respectively to the synchronization circuits 22S and 24S which each comprise a FIFO type memory 22M or 24M and a find and write circuit 22A and 24A.

Each of the circuits 22A or 24A has the function of finding the MIP packets, and to read therein a pointer indicating the start of the following megaframe. This information from the pointer allows the circuit to locate the start of the following megaframe and thus to set the ninth bit D9 to 1 for the first octet of the first packet of the megaframe.

Once the above location and setting is achieved, the first packet of the megaframe is recorded (signal WR) in the memory 22M or 24M, and then the following packets are recorded. When the memories 22M or 24M are both half full, as indicated by an indicator (HF signal), the latter can be read (signal RD) and the selection of the packet retained by the selection circuit 20 is carried out as a function of error bit of the last octet of the preceding packet so as to select an error free packet.

However, this reading of the memories 22M or 24M does not take place if the ninth bit of the first octet of the megaframe in each memory is not set to 1, for this means that the two megaframes are not synchronized. In this case, the circuits 22A and 24A are restarted to find the start of a new megaframe in each channel. In this case, circuit 20 sends to the two find and write circuits 22A and 24A a reset to zero

0047381 121400

signal (RAZ) to start a search for the following megaframe.

It may happen that one of the two memories 22M and 24M becomes full owing to the fact that the writing
5 into these memories does not start on the same megaframe. In this case, the full memory supplies an indicator FF signal which restarts the circuit 22A or 24A for finding a megaframe.

It may happen that the two packets which can be
10 read in the memories 22M and 24M contain errors. In this case, the selection circuit 20 selects the packet from the channel having the lowest error rate. This information on the error rates TE1 and TE2 is supplied respectively by receivers 22R and 24R.

15 The invention has been described with reference to a specific embodiment with $N=2$ transmitters and receivers, two transmission antennas and $N=3$ receiving antennas at different geographical locations. However, it can apply to a system comprising a multiplicity of
20 transmitters and receivers at different frequencies.

Moreover, the time shifts at the transmission end have been described as being obtained using FIFO type buffer memories, but other devices can be used for that purpose.

25 The same applies for the temporal realignments or synchronization at the receiving end, which are obtained by FIFO type buffer memories.

The process which consists of adding a ninth bit D9 to the octets of the packets to indicate, in the
30 last octet of a packet, whether the following packet has an erroneous value or not, or in the first octet of a packet, the start of a megaframe, can also be replaced by any other process without departing from the scope of the invention.

004737381-121400